Abstract-Power consumption of a multi-GHz local clock driver is reduced by returning energy stored in the clock-tree load capacitance back to the on-chip power-distribution grid. We call this type of return energy recycling. To achieve a nearly square clock waveform, the energy is transferred in a non-resonant way using an on-chip inductor in a configuration resembling a full-bridge DC-DC converter. A zero-voltage switching technique is implemented in the clock driver to reduce dynamic power loss associated with the high switching frequencies. A prototype implemented in 90 nm CMOS shows a power savings of 35% at 4 GHz. The area needed for the inductor in this new clock driver is about 6% of a local clock region.
I. INTRODUCTION

P
OWER consumption of digital circuits, particularly in high-performance processors, has recently increased rapidly. Coping with this increase is an important issue, not only in battery-powered applications, but also in other designs because of packaging, cooling and operating costs [1] - [3] . In these chips, the clock itself consumes a significant amount of power. For example, the GHz clock network in the IBM POWER6 processor consumes 22% ( 22 W) of the total power and is second only to the total leakage power [4] . As another example, the Intel Itanium 2 processor uses a system clock around 2 GHz which consumes 25% ( 25 W) of the total power [5] . Clearly, it is important to reduce clock power consumption as much as possible.
Various methods of clock energy reduction by charge recycling have been reported, including: using an additional charge reservoir with a resonant-clock scheme [6] ; exchanging charge between two differential clock networks [7] ; and sending charge to a switching power converter [8] , [9] . This latter approach is described as energy recycling as the recycled charge is transferred to a properly regulated voltage supply. More recently, [10] applies resonant clocking to digital filters using both single and two-phase clocking schemes.
To perform recycling, these schemes require a secondary capacitor or a second clock network, or produce an auxiliary voltage supply. The resonant schemes produce a nearly sinusoidal clock waveform, limiting their use. The power converter schemes vary the clock duty cycle to regulate the output voltage. This work avoids these drawbacks by recycling this clock-stored energy back to the primary on-chip power grid. This is done in a non-resonant fashion using an on-chip inductor. In this way, clock quality is preserved: the waveform is nearly square, has sharp edges, and retains its duty ratio.
II. BACKGROUND
Modern high-performance processor designs such as the Pentium 4 and NEC SX-9 distribute a global multi-GHz clock across the chip to multiple local clock domains [11] , [12] . Each local clock must drive a load and requires a buffering scheme such as the one presented in this paper. Clock gating, achieved by a gater circuit positioned just before the local clock driver, eliminates unnecessary activity on segments of the clock network to save power [12] . Three generations of the DEC Alpha exemplify this shift from a single centralized, global clock driver towards distributed, local, gated clocks [13] .
Together, each gater and local clock driver covers up to 2 mm of clock wire length and hundreds of latches [14] , [15] . The final drive stage consists of several parallel inverters, often connected to a mini-mesh at several points, covering up to 1 to 2 mm of area (but often smaller). This approach reduces RC parasitics while driving the clock to the final load, which is essential for keeping low skew. In this paper, the term "mesh" refers to this local mini-mesh located after the final driver rather than a global mesh across the entire chip.
The design introduced here is a new local clock driver, consisting of an inverter chain and an inductor placed at the final load after the gater. This circuit would be copied in several locations across the chip with a separate clock driver per local, gated-clock region. Since we are dealing with providing increased drive strength, the gater circuitry itself is not included in this design. However, it cannot be ignored; as will be shown, stopping the clock introduces static power loss in the inductor, for which a solution is provided. 
III. CIRCUIT DESIGN
A. Simplified Circuit
A simplified version of the proposed low-power clock driver circuit is shown in Fig. 1 . This circuit incorporates an inductor at the clock node, but unlike resonant clocking schemes, the inductor appears in the driver side not the load side. Capacitors and are the sum of wiring and transistor capacitances. Assuming a fan-out of four as the inverter taper factor, is roughly one-fourth of . Capacitor represents the intrinsic power-grid capacitance and the on-chip decoupling capacitances commonly added to high-performance digital designs.
The inductor is used to discharge and transfer the stored clock energy instead of discharging it to ground. Some of this transferred energy returns to the power grid through . This effectively reduces the power consumption of the clock driver itself. However, we term the return of energy to the power supply as energy recycling because it is made available to any other circuit (not only the clock driver itself).
In many situations, it is desirable to "stop the clock" to save power by gating the incoming clock signal. With a stopped clock, the inductor would be continuously conducting and dissipate significant static power. To solve this problem, power gating with the header transistor can disconnect the power supply from the driver. This also reduces standby leakage [16] . However, it introduces a new concern: the LC components can oscillate and introduce additional unwanted clock transitions until the stored energy in the system is dissipated. To address this issue, an extra nMOS transistor, ns , is added in parallel to to provide a discharge path for the clock, keeping at zero to immediately dampen any unwanted ringing. Transistors and ns can share the same gating signal as denoted by in Fig. 1 . The size of the header transistor should be large enough to minimize the effect of its on-state series resistance on circuit operation. Compared to a regular clock driver, additional energy is required to activate the clock gate via due to the size of transistors and ns . However, stopping the clock is usually an infrequent operation, so a net savings can be readily achieved. 
B. Full-Bridge Converter
The circuit in Fig. 1 resembles a full-bridge DC-DC converter working in boost mode, where and are the bridge switches, and the combination of and are the bridge load.
A generic full-bridge converter is shown in Fig. 2 . Here, for the purpose of clarity, the gating transistors and ns (which are included in Fig. 1 ) are omitted. The input is a fixed DC voltage, but the magnitude and polarity of the bridge load voltage can be adjusted by pulse-width modulating the gating signals. Switches and are usually treated as two pairs. Because of the inductive load, depending on the direction of the load voltage and current, the load may consume or return power. Since the inductor current cannot change abruptly, the load current does not become discontinuous. Instead, the input current to the bridge can change direction via the switches, so it is important that the DC source has low internal impedance. A bigger would better facilitate this requirement.
If the bridge stays in a particular state long enough, the energy stored in the inductor would be large enough for charging/discharging the load capacitors. In practice, non-ideality of and results in their slow turn-on, providing the time needed for the inductor current to discharge and . Similarly, non-ideality of and gives the inductor time to charge those capacitors.
In the simplified design of Fig. 1 , the CMOS inverter propagation delay (from to ) helps provide time for the inductor to charge/discharge capacitor . This is observed, for example, after turns on and raises with the assistance of the inductor before falls due to the turn-on of . The ZVS-enhanced circuit, which will be discussed later in Section III.D, utilizes zero-voltage switching to provide an even longer delay that is dynamically adjusted.
C. Modes of Operation
Operation of the circuit in Figs. 1 and 2 can be explained using the idealized timing diagram shown in Fig. 3 . There are eight modes.
• Mode 1: and are on. is already charged up and is high. Inductor current is positive and is increasing linearly.
• Mode 2:
is turned off and is turned on. increases.
• Mode 3:
is turned on and is turned off. decreases. For a short time the inductor current continues to rise. When is off, the inductor takes energy from rather than and helps to fall rapidly. The inductor will first transfer energy to , helping to increase quickly, and then transfer energy to the on-chip power grid through . Inductor current peaks when , i.e., when the voltage across is zero. The inductor current starts to decrease. and reach low and high values, respectively.
• Mode 4: and are on. is already discharged and is low. Inductor current is positive and is decreasing linearly.
• Modes -: With the direction of the inductor current reversed, Modes 1-4 repeat in the opposite sense to help charge capacitor from the stored energy in and . When is discharged, keeps at zero, providing the current path for to charge up . In the above discussion, whenever the absolute value of the inductor current is decreasing, the energy stored in the inductor is being delivered to another element of the circuit. Here, the destination of the energy can be , or . Since the final clock load capacitance has about 4 more energy than the stage before it, the primary objective of the circuit is to recycle the energy stored in the clock node. For example, this occurs during Mode 3 when the charge is returned to the power grid via the inductor.
During Mode 3 , the inductor also reduces the amount of energy consumed by helping to precharge from the energy stored in itself and . However, as is smaller than , there is no opportunity to recycle energy to the power grid in this mode. In other words, because of the asymmetry of the bridge legs, energy return occurs only in one direction; in the other direction, the energy transfer can only partially pre-charge the clock load capacitance.
Additional energy recycling occurs when magnetic energy is returned to the power grid during Modes 4 and 4 .
D. ZVS-Enhanced Circuit
Ideally, all of the energy stored in should be recovered (by moving it to and/or ) rather than being wasted by discharging to ground. Thus, to maximize the energy savings, the turn-on of should be delayed. This is achieved in the ZVS-enhanced low-power clock driver circuit of Fig. 4 with the addition of transistors and . Furthermore, and also delay the turn-on of , allowing to be precharged by the inductor. This achieves zero-voltage switching in the final drive stage and reduces switching power loss. ZVS for is explained in detail in [8] . The main benefit of implementing ZVS for is that will not be shorted to ground when it has a voltage across it. During the ZVS dead-time, the charge is removed (recovered) by the inductor current and consequently is reduced to zero. After this, is turned on to provide a low-loss path for current and also to keep around zero. If is not turned on, the inductor current would turn on the intrinsic body-drain diode of . The resulting voltage drop across this diode would contribute to the overall power consumption of the system. In the charging phase of , ZVS for causes to be charged initially through the inductor .
IV. EQUIVALENT CIRCUIT MODELING
Assuming that the total capacitance of the reference clock driver shown in Fig. 4 is denoted by , the power consumption of the reference circuit can be estimated as , thus (1) To simplify the analysis of the low-power clock driver circuit in Fig. 4 , it is assumed that the absolute value of the voltage across the inductor is always constant, i.e., it is assumed that modes 2, 3, 2 and 3 are very short. Therefore, has a triangular waveform with values limited to and . If is the resistive voltage drop across the transistors and the inductor, then using we have or . Here, can be estimated as and for the triangular current . Thus, . In the low-power clock driver circuit, there are two paths for charging and discharging . One path is through the inductor and the other path is through the transistors and . The power consumption of the circuit is the sum of the power consumption in those two different paths (2) The first term is related to the current path through and the second term is related to the current path through and transistors. Here, is the equivalent resistance of the inductor and the transistors in the current path, and is a number between 0 and 1, which relates to the share of the transistors and in charging/discharging of . A higher inductor current would result in a faster charge/discharge of and as a result and would have a smaller share in charging/discharging of , resulting in a lower value for . Other parameters that have an effect on are the size and threshold voltage of the ZVS transistors which determine the turn-on time for and . Also, can be rewritten as:
Comparing with is a new design freedom that can be used to reduce that is unavailable in the circuit. When designing a clock driver, values for and can be optimized by full circuit simulation. However, note that (2) and (3) are not valid at lower frequencies as the increased inductor current would increase the resistive voltage drop across it and the inductor current would no longer be a triangular waveform.
V. SIMULATION AND MEASUREMENT RESULTS
A. Simulation Results
By using a sufficiently large header transistor , the voltage drop across it would be negligible. For example, simulation results show that a 5800/0.1 m header transistor would have 25 mV drop across it. This drop can be reduced further by using a larger transistor at the cost of more area and increased energy to stop the clock. Simulations also show that a 1024/0.1 m shorting transistor, ns , effectively dampens the ringing of a stopped clock. The capacitance of the shorting transistor adds capacitance to the clock node. Due to a limited number of probe pins, the input and those two transistors were not implemented on the test chip. They were also omitted in the simulations below to keep the simulated and implemented circuits the same.
Simulation results of the implemented low-power clock driver operating at 4 GHz are shown in Fig. 5 . As shown in the figure, the proposed technique preserves the sharp edges of the clock in the presence of the inductor. Compared to the reference clock driver implemented in the same process, the slope of the rising clock edge in the new circuit is similar, although the falling slope is slightly slower because ZVS transistors and are in the path of charging the node. Thus, turns on slightly slower and has a slower falling edge. This has an effect on the observed duty cycle of the clock. Fig. 5 also shows that there is a time delay between the rising/falling edges of the three variants of the clock driver. Device variation in downstream circuits such as flip-flops may be sensitive to the falling edge rate and/or variation in observed duty cycle. In this case, the simplified circuit should be used instead of the proposed ZVS-enhanced circuit. The variation of delay in the local clock drivers can affect the hold times at receivers as well.
To investigate the effect of ZVS transistors on circuit operation, and drain currents are plotted in Figs. 6 and 7, respectively. In Fig. 6 , a positive drain current means that charge is being returned to . For the reference circuit, the curve is completely negative as there is no energy recycling taking place. The area integrated under this curve for one clock cycle is pC, indicating a net consumption of charge. For the simplified and ZVS-enhanced circuits, the drain current is positive during the falling edge of the clock, Mode 3, when energy recycling takes place. The corresponding areas are and 1.3 pC, respectively, indicating that consumption is greatly reduced. In fact, the positive value for the ZVS-enhanced circuit means that net energy is actually returned to the power grid through . In Fig. 7 , a positive drain current means that is being discharged to ground. This should be as small as possible for energy recycling purposes. For the reference circuit, the area integrated under this curve for one clock cycle is 24 pC. For the simplified and ZVS-enhanced circuits, it is 19 and 16 pC, respectively. Because the channel current losses are resistive, the energy savings is larger than implied by these integrals. Also, during the rising edge of the clock, Mode 3 , the inductor delivers some energy to , but must provide additional charge. Hence, drain current looks similar to that of rather than . This shows the ZVS transistors are able to reduce energy wasted by reducing the discharge of through . In Fig. 8 , the low-power clock driver is simulated at different switching frequencies to show that power savings improves as Here, the power consumption of the ZVS-enhanced and reference circuits are mW and mW, respectively.
To evaluate the effect of inductor value on power consumption, the ZVS-enhanced circuit is simulated with different inductor values by varying a factor such that pH. 9 shows the results and suggests an optimum inductor value is needed for different frequency ranges. For example, at , minimum power consumption is achieved over the clock frequency range of 3 to 4 GHz. This value of inductance corresponds to the fabricated prototype.
Also, the effect of variation on power savings is simulated in Fig. 10 . It shows the percentage power savings slightly decreases as increases. At higher values, more energy is available to be recycled from the clock load capacitor, however because of higher current levels, the energy dissipated in the series resistance of the circuit reduces the percentage of power savings.
To evaluate the sensitivity of clock latency (skew) to , the supply voltage to the circuits is slowly increased from 0.8 V to 1.2 V, in 100 ns total time. The trend line of the clock rising edge time, relative to the reference point of V, is shown in Fig. 11 . That figure shows that the ZVS-enhanced circuit and the reference clock behave somewhat similar in terms of clock skew, when the supply voltage is varied.
In an actual processor die, because of resistance and inductance of the power distribution network, noise may be coupled to . Although on-chip decoupling capacitances are used to circumvent this, some residual noise still exists. The effect of noise on the clock waveform is studied here by simulation. In these simulations, additive white Gaussian noise (AWGN) with standard deviation of 0.05 V is added to a of 1 V. The eye diagram for the ZVS-enhanced and reference clock circuits are shown in Figs. 12 and 13 , respectively, for a 4 GHz clock (a clock period of 250 ps). The height of the eye shows the effect of supply noise on the noise margins of the clock voltage levels, and the width of the eye shows the effect of supply noise on clock jitter [17] . Table I summarizes the simulated peak-to-peak and RMS clock jitter values for the three circuits. The results suggest that adding the inductor has reduced the jitter due to filtering of the noise current. The slight increase in jitter of the ZVS-enhanced driver compared to the simplified driver can be attributed to the extra ZVS transistors.
B. Implementation
As a proof of concept, the two circuits in Fig. 4 have been fabricated in a 1P7M2T 90 nm CMOS process using lowtransistors to facilitate operation at lower levels. Although low-devices dissipate more leakage power than high-devices, clock drivers usually need to be fast. While the clock is stopped, leakage can be reduced using the power gating transistor in Fig. 1 . Across multiple instances of the circuit, there is likely very little variation in the threshold voltage of the ZVS transistors and , as they are very large transistors and the effect of a small number of dopant atoms, dopant atom locations, and local densities within a channel have negligible effect compared to their effect in a minimum-size transistor.
The coreless inductor is made with a single loop using the four top metal and one extra aluminum (ALUCAP) layers in parallel. Placing a metal patterned ground shield (PGS) in metal layer 1 next to the substrate reduces the loss due to eddy currents as well as substrate noise [18] . By using strings of ground substrate contacts, induced current in the substrate is shorted to the system ground [19] . The value of inductance is extracted using ASITIC [20] . Its value is 310 pH, at 4 GHz, with lumped model capacitances of 210 fF and a -factor (quality factor) of 22 at a resonant frequency around 21 GHz. A series resistance of 0.2 is also extracted. Although very wide metal with multiple layers in parallel is used to reduce the series resistance of the inductor as much as possible, the circuit performance also depends on the series resistance of the transistors in the bridge. In general, the performance of the circuit improves as the series resistance of the bridge transistors is lowered.
In the chip, the total capacitance connected to node (shown as in Fig. 4) is 25 pF. The amount of capacitance due to flip-flops, representing a fanout-of-four load to the driver, is 21 pF. This is implemented as the gate capacitance of 2016/0.75 m nMOS transistor array. All transistor bodies are connected to their sources, except for whose body is connected to ground. This prevents forward biasing of body-drain intrinsic diode and avoids the need for isolation with a deep n-well structure.
The chip micrograph is shown in Fig. 14 . The inductor area is 0.1 mm . The ZVS-enhanced low-power clock driver (including the inductor) and the reference circuit occupy 0.15 mm and 0.03 mm , respectively.
The power gating transistor and the nMOS shorting transistor ns were not implemented in the test chip. Otherwise, the area occupied by them would have been approximately 0.0035 and 0.0006 mm , respectively, which are very small compared to the total circuit area. 
C. Test Results
Chip measurement results in Fig. 8 show energy savings for a clock frequency range of 2.75 to 4 GHz. The measurements show increasing power savings as clock frequency increases to 4 GHz. At lower frequencies, the inductor current will have more time to build-up, which results in an increased resistive voltage drop across the inductor. Thus, the energy savings are reduced. To improve this, a larger inductance is needed as shown in Fig. 9 .
The simulation results show very good agreement with the measured results below 3.5 GHz, but begin to deviate at higher frequencies. Measurements above 4 GHz were not possible due to limits of our test equipment. At 4 GHz, measurements confirm the power consumption is reduced from 117 mW (in the reference circuit) to 76 mW (in the ZVS-enhanced circuit), a net power savings of 35%.
The clock waveforms are made available off-chip using opendrain pMOS buffers. At 4 GHz, the RMS clock jitter is measured to be 1.25 ps and 1.17 ps for the ZVS-enhanced low-power clock driver and the reference clock driver, respectively. The difference is near the limitations imposed by the lab equipment. The jitter is in the same range predicted by simulation, i.e., 1 to 2 ps. Although simulation disagreed with measurements and predicted the ZVS-enhanced low-power circuit to have lower jitter, noise from many different sources may contribute to the measured results.
VI. DISCUSSION
The design introduced here benefits from the charge stored in the clock load capacitance. It relies upon a low-RC metal network between the driver and the final flip-flop loads. This network is designed manually for low delay, shielding, and load matching [11] , [14] , [15] . Thus, the exact location for the proposed clock driver circuits depends upon the configuration of the local clock distribution network. Although our prototype and simulations did not model metal RC, we did use a multi-fingered transistor layout to represent distributed flip-flops.
Some clock distribution networks form a tree structure as shown in Fig. 15 [21] , [22] rather than the gated mesh described earlier. If the ends of the tree branches are connected to each other, a mesh-like structure is formed which has reduced interconnect resistance and lower skew within the clock tree. In this case, a single lumped driver can be used to drive the entire clock tree. The driver needs to provide enough current to drive the clock network load capacitance while keeping the clock waveform intact.
In the example of Fig. 15 , the last inverter that drives the clock tree trunk is the biggest inverter, which drives the capacitance of the whole H-tree. Alternatively, inverters can be distributed along the path of the H-tree, with the last inverters in the chain representing numerous distributed drivers. These distributed drivers can be shorted together to reduce metal resistance and eliminate any final local clock skew. In both of these cases, the last inverter stage is the ideal location to include the inductor and use the simplified or ZVS-enhanced low-power driver.
A practical concern is the area overhead imposed by the large inductor when integrated into a real processor. The clock network in IBM's POWER6 consumes about 22 W. With an overall area of 341 mm , this results in an estimated clock power consumption of 65 mW/mm . Using , the overall clock capacitance is estimated to be 4.4 nF or 13 pF/mm . In this work, a load gate capacitance of 21 pF has been assumed, corresponding to a 1.6 mm region of the POWER6 die. In contrast, the area needed to implement the inductor in this new clock driver is 0.1 mm which is an increase of about 6% in chip area.
There will be some variation across the die for clock capacitance, as some regions have little clocking and others are densely clocked. Although we assume a 21 pF capacitance covers a 1.6 mm region on average, there are likely regions with much more dense clocking. Hence, a region somewhat less than 1 mm is probably a better estimate. Even with this adjustment, the area 'cost' of power savings is still attractive.
A resonant clocking test-chip, fabricated in 90 nm CMOS, achieved 20% energy savings in [6] . That chip uses pF and four parallel sets of LC passives resulting in an effective of 80 pF and effective of 250 pH with a target resonance of 3.7 GHz. The total area of the LC passives is 0.06 mm . One key difference, however, is that resonant clocking applies only to clock distribution energy, which is only a small fraction (less than one-quarter) of the clock load energy required to drive the end latches [23] . By recycling the energy of the final clock load, this work achieves much larger net energy savings, but also requires wider metal paths for low resistance in the inductor (more layout area).
This new driver is scalable for processors with large clock loads. With each generation, the clock network is divided up into more and more local regions. However, the "capacitance per local region" depends mostly upon the granularity of clock gating used in the design to save power.
VII. CONCLUSION
The two circuits presented in this paper are intended to replace local clock drivers in modern processor designs. Each gated region would get one of these new drivers, resulting in several inductors being distributed across the chip.
Power consumption of a 4 GHz clock driver is reduced by 35% by recycling energy stored in the clock tree load capacitance and delivering it back to the on-chip power distribution grid. The energy is transferred in a non-resonant way using an on-chip inductor in a configuration resembling a full-bridge DC-DC converter. A ZVS technique is used to further increase the power savings. In particular, this design provides a nearly square clock with fast edges, which is an improvement to the sinusoidal waveform with slow edges produced by resonant clocking.
A 90 nm chip prototype is fabricated and measured to confirm the energy savings. Simulations predict a 37% power reduction while measurements show a 35% power reduction. Clock measurements also suggest that jitter performance is slightly deteriorated using this technique, despite simulations predicting that it should be enhanced. The layout area of the driver is about 6% of the area over which it operates.
Investigating the source of the power savings by simulation, transistor currents and clock waveforms clearly show that energy recycling is being performed. The effect of varying the supply voltage and the inductor value on power consumption is also presented, showing that an optimized design may be achieved for a particular clock frequency.
The ZVS-enhanced driver circuit achieves the best power savings, but it also degrades the falling clock edge rate. The simplified circuit offers a good compromise solution.
